APR 1 2 2001 (IN THE UNIXED STATES PATENT AND TRADEMARK OFFICE

Application Serial No	
	_
Filing Date October 21, 199	9
Inventor Werner Juenglin	g
Assignee Micron Technology, Inc.	Э.
Group Art Unit	
Examiner Unknow	n
Attorney's Docket No MI22-124	3
Title: Semiconductor Processing Methods of Forming Devices on a Substrate, Forming	g
Device Arrays on a Substrate, Forming Conductive Lines on a Substrate, an	d
Forming Capacitor Arrays on a Substrate, and Integrated Circuitry	

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

References - - See attached Form PTO-1449

In compliance with 37 C.F.R. §§ 1.56, 1.97 and 1.98, your attention is directed to the United States patent listed on the attached Form PTO-1449. No admission is made regarding whether the submitted reference is prior art.

This Supplemental Information Disclosure Statement is being filed within three months of the filing date of the application or before the mailing of a first Office Action, whichever occurs last. Therefore, no fee is believed to be required. However, in the event that a fee is required for filing this Supplemental Information Disclosure Statement, please charge the fee specified under 37 C.F.R. §1.17(p) to Deposit Account No. 23-0925. Please credit Deposit Account No. 23-0925 with any overpayment of the above the

Citation of these references is respectfully requested.

Date: 33 4.25, 206

Respectfully submitted,

Frederick M. Fliegel, Ph.D.

Reg. No. 36,138

Wells, St. John, Roberts, Gregory & Matkin P.S.

601 W. First Avenue, Suite 1300

Spokane, WA 99201-3828 (509) 624-4276